



PAN3029 / PAN3060 系列

产品说明书

V1.7 Mar. 2024

上海磐启微电子有限公司

低功耗远距离无线收发芯片



Overview

PAN3029 / PAN3060 is a low-power long-distance wireless transceiver chip using ChirpIoT™ modulation and demodulation technology. It supports half-duplex wireless communication and operates in the frequency bands of 408~565MHz and 816~1080MHz. The chip has the characteristics of high anti-interference, high sensitivity, low power consumption and ultra-long transmission distance. It has a maximum sensitivity of -143dBm and a maximum output power of 20dBm, which produces an industry-leading link budget, making it the best choice for long-distance transmission and applications with extremely high reliability requirements. Compared with conventional modulation technology, PAN3029 / PAN3060 also has significant advantages in blocking and adjacent channel selection, which can further improve communication reliability. At the same time, it also provides greater flexibility. Users can adjust the spread spectrum modulation bandwidth, spreading factor and error correction rate by themselves, effectively improving the trade-off between distance, anti-interference ability and power consumption of chips using conventional modulation technology.

Key Features

Frequency: 408~565MHz, 816~1080MHz

Modulation: ChirpIoT™

Transmit power:-30dBm~20dBm

Maximum link budget: 163dB

Sensitivity: -143dBm@62.5kHz

Current consumption:

- Sleep current: 200nA
- Receiving current:4.1mA@DCDC mode
- Transmitting current:

91mA@20dBm

13mA@-2dBm

Bandwidth

- PAN3029: 62.5kHz、125kHz、250kHz、500kHz
- PAN3060: 125kHz、250kHz、500kHz

SF factor and automatic

identification of spreading factor

- PAN3029: 5~12
- PAN3060: 5~9

Coding rate: 4/5, 4/6, 4/7, 4/8

CAD function

Data rate: 0.08~59.9kbps

4-wire SPI/3-wire SPI/I2C configuration interface, 4 GPIOs

Operating Voltage:

1.8V ~3.6V (DCDC mode 2V~3.6V)

Working temperature: -40 ‘ ~85 ‘

Package: QFN28 (4×4mm)

Typical Applications

- Smart Factory
- Smart Water
- Smart Agriculture
- Smart Healthcare
- Smart Community
- Smart Fire Protection



Table of contents

Overview	2
Key Features	2
Typical Applications	2
Table of contents	3
1 Naming convention	6
2 Ordering Information	7
3 System structure block diagram	8
4 Pin Definition and Description	9
4.1 Pin Diagram	9
4.2 Pin Description	10
5 Electrical Characteristics	12
5.1 Absolute Maximum Ratings	12
5.2 DC characteristics	12
5.3 RF Characteristics	14
6 Frequency synthesizer	17
7 Modem	18
7.1 Modulation parameters	18
7.1.1 Signal bandwidth	18
7.1.2 Spreading Factor	18
7.1.3 Coding Rate	18
7.1.4 Low rate mode	18
7.2 Frame structure	19
8 MAC Design	20
8.1 Transmit and receive modes	20
8.2 Transmitter Mode	20
8.2.1 Single packet mode	21
8.2.2 Continuous mode	22
8.3 Receiver Mode	23
8.3.1 Single packet mode	23
8.3.2 Single packet mode with timeout	24
8.3.3 Continuous mode	25
8.4 IRQ Interrupt	26
8.5 CAD-IRQ Interrupt	27
9 Interface design	28
9.1 Four-wire SPI	28
9.1.1 Four-wire SPI write timing	29
9.1.2 Four-wire SPI read timing	29
9.1.3 Four-wire SPI timing requirements	29
9.2 Three-wire SPI	30
9.2.1 Three-wire SPI write timing	30
9.2.2 Three-wire SPI read timing	30
9.2.3 Three-wire SPI timing requirements	30
9.3 I2C	31
9.3.1 I2C Write Timing	31
9.3.2 I2C Read Timing	31
9.3.3 I2C Timing Requirements	32



9.4	FIFO.....	32
9.5	GPIO.....	32
9.5.1	External PA control GPIO	32
9.5.2	CAD monitoring GPIO	33
10	ChirpIoT special function description	34
10.1	RSSI Function	34
10.1.1	ChirpIoT signal RSSI indication	34
10.1.2	Channel detection RSSI indication	34
10.2	Signal-to-noise energy statistics function	34
10.3	Channel Activity Detection (CAD)	34
10.3.1	ChirpIoT signal leading segment detection	35
10.3.2	ChirpIoT signal data segment detection.....	36
10.4	MAPM function	36
10.5	eFuse Function.....	37
10.6	Early interrupt function.....	37
10.7	Intelligent SF recognition	38
11	Operation Mode Description	39
11.1	Overview	39
11.2	Working modes description	40
11.2.1	Deep Sleep mode	40
11.2.2	Sleep mode	40
11.2.3	STB1 mode	40
11.2.4	DCDC mode	40
11.2.5	STB2 mode	40
11.2.6	STB3 mode	40
11.2.7	TX Mode	40
11.2.8	RX Mode	40
12	Registers.....	41
12.1	System Configuration	41
12.2	Mode Configuration	41
12.3	MAC configuration (low voltage area registers)	42
12.4	GPIO interface configuration (low voltage area registers).....	43
12.5	Basic operation configuration	44
13	Reference Schematic	46
14	Package size	49
15	Precautions	50
16	Storage conditions	51
	Abbreviations	52
	Revision History	53
	Contact Details.....	54

List of Tables


Table 4-1 Pin Description	10
Table 5-1 Absolute Maximum Ratings	12
Table 5-2 Voltage and current (frequency 490 MHz)	12
Table 5-3 Voltage and current (frequency 915 MHz)	13
Table 5-4 General RF characteristics (frequency 490MHz)	14
Table 5-5 General RF characteristics (frequency 915MHz)	15
Table 9-1 GPIO port mode configuration	32
Table 14-1 QFN28 package dimensions	49

List of Figures

Figure 3-1 System Block Diagram	8
Figure 4-1 Pin Diagram	9
Figure 7-1 PHY Frame Structure	19
Figure 8-1 Single Packet Transmission Mode State Flowchart	21
Figure 8-2 Continuous Transmission Mode Flowchart	22
Figure 8-3 Single Packet Reception Mode Flowchart	23
Figure 8-4 Single Packet Reception Mode Flowchart with Timeout	24
Figure 8-5 Continuous Reception Mode Flowchart	25
Figure 9-1 SPI Write Timing	29
Figure 9-2 SPI Read Timing	29
Figure 9-3 3-wire SPI write timing	30
Figure 9-4 3-wire SPI read timing	30
Figure 9-5 I2C start signal	31
Figure 9-6 I2C stop signal	31
Figure 9-7 I2C write timing	31
Figure 9-8 I2C read timing	31
Figure 10-1 Channel Activity Detection (CAD)	35
Figure 10-2 Intelligent SF Identification	38
Figure 11-1 Working mode setting process	39
Figure 13-1 433 MHz reference schematic	46
Figure 13-2 Switchless 433MHz reference schematic	46
Figure 13-3 490 MHz reference schematic	47
Figure 13-4 Switchless 490 MHz reference schematic	47
Figure 13-5 863MHz Reference Schematic Diagram	48
Figure 13-6 915MHz Reference Schematic Diagram	48
Figure 14-1 QFN28 Package Diagram	49
Figure 15-1 Reflow Process Curve	50



1 Naming convention





2 Ordering Information

Model	Chip Type	Package	Pin count	IO	BW	SF	Bit rate	Temperature	Package
PAN3029 U0GA	Sub-1G	QFN	28	4	62.5kHz 125kHz 250kHz 500kHz	SF5~SF12	0.08~ 59.9kbps	-40~85°C	Tape & Reel
PAN3060 U0GA	Sub-1G	QFN	28	4	125kHz 250kHz 500kHz	SF5~SF9	0.5~ 59.9kbps	-40~85°C	Tape & Reel

Before ordering, please consult sales for the latest mass production information.

This manual describes the maximum package and the most complete functions. For the configuration differences of each model, please refer to the ordering information on this page.

3 System structure block diagram




Figure 3-1 System Block Diagram

4 Pin Definition and Description

4.1 Pin Diagram




Figure 4-1 Pin diagram

4.2 Pin Description

Table 4-1 Pin Description

Pin No.	Pin Name	Type	Description
1	DCDC_IND	AO	Internal DCDC output, connected to external series inductor
2	DCDC_FB	AI	Internal DCDC feedback input, DCDC mode connected to VDD1/2/3
3	NC		
4	GND_DCDC	G	Analog Ground
5	NC		
6	DVDD	P	Digital Power LDO Output
7	VDD1/2/3	P	Analog power supply, DCDC mode connects to VFB, non-DCDC mode connects to main power supply
8	VBAT	P	Analog power supply, connected to the main power supply
9	VDD_PA	P	PA power supply LDO output
10	ANT_TX	AO	Transmitter PA Output
11	NC		
12	ANT_RX	AI	Receiver LNA Input
13	NC		
14	NC		
15	XC2	AI	Crystal input
16	XC1	AO	Crystal output
17	GPIO0	I/O	Digital IO
18	GPIO10	I/O	Digital IO
		O	External PA control signal
19	GPIO11	I/O	Digital IO
		O	Channel status indicator signal
20	GPIO3	I/O	Digital IO
21	IRQ	O	Interrupt signal
22	MOSI	I	SPI Data input signal
23	MISO	O	SPI Data output signal
24	SCK	I	SPI Serial Clock
25	CSN	I	SPI Chip select signal
26	NRST	I	Reset
27	VBAT_IO	P	Digital GPIO power supply, connected to the main power supply
28	VBAT_DCDC	P	DCDC power supply, connected to the main power supply



PANCHIP PAN3029/PAN3060 series low power long distance wireless transceivers

29	E-PAD	G	GND pad at the bottom of the chip, needs to be grounded
----	-------	---	---

5 Electrical Characteristics

All parameters in this section are based on TA=25°C, power supply voltage 3.3V test, unless otherwise specified.

5.1 Absolute Maximum Ratings

Table 5-1 Absolute Maximum Ratings

Parameter	Description	Condition	Min	Typical	Max	Unit
VDD	VDD1/VDD2/VDD3/VBAT/VBAT_IO	Freq: 490MHz	-0.3	3.3	3.6	V
V _I	Input voltage		-0.3	-	VDD	V
V _O	Output voltage		VSS	-	VDD	V
T _{OP}	Operating temperature		-40	-	85	°C
T _{STG}	Storage temperature		-55	-	125	°C

Note: Exceeding one or more limit values may cause permanent damage to the chip. Electrostatically sensitive device, comply with protection rules when handling.

5.2 DC characteristics

Test conditions:

- Frequency: 490 MHz

Table 5-2 Voltage and current (frequency 490MHz)

Parameter	Description	Min	Typical	Max	Unit	Condition
VDD	Power supply voltage	1.8	3.3	3.6	V	T _A =25°C, LDO mode
		2	3.3	3.6	V	T _A =25°C, DCDC mode
VSS	Ground voltage	-	0	-	V	-
I _{DeepSleep}	Deep sleep current	-	200	-	nA	-
I _{TX,20dBm}	TX current	-	91	-	mA	20dBm Output Power
I _{TX,18dBm}	TX current	-	77	-	mA	18dBm Output Power
I _{TX,-2dBm}	TX current	-	13	-	mA	-2dBm Output Power
I _{RX,LDO}	RX current, LDO	-	7.8	-	mA	LDO mode, maximum LNA gain
I _{RX,DCDC}	RX current, DCDC	-	4.1	-	mA	DCDC mode, maximum LNA gain
V _{OH}	Output high level	VDD-0.3	-	VDD	V	-
V _{OL}	Output low level	VSS	-	VSS+0.3	V	-
V _{IH}	Input high level	0.8*VDD	-	-	V	-

PAN3029/PAN3060 series low power long distance wireless transceivers

V _{IL}	Input low level	-	-	0.2*VDD	V	-
SPI_rate	SPI bit rate	-	-	10	Mbps	-

Test conditions:

Frequency: 915MHz

Table 5-3 Voltage and current (frequency 915MHz)

Parameter	Description	Min	Typical	Max	Unit	Condition
VDD	Power supply voltage	1.8	3.3	3.6	V	T _A =25°C, LDO mode
		2	3.3	3.6	V	T _A =25°C, DCDC mode
VSS	Ground voltage	-	0	-	V	-
I _{DeepSleep}	Deep sleep current	-	200	-	nA	-
I _{TX,20dBm}	TX current	-	100	-	mA	20dBm Output Power
I _{TX,18dBm}	TX current	-	81	-	mA	18dBm Output Power
I _{TX,-2dBm}	TX current	-	15	-	mA	-2dBm Output Power
I _{RX,LDO}	RX current, LDO	-	7.8	-	mA	LDO mode, maximum LNA gain
I _{RX,DCDC}	RX current, DCDC	-	4.1	-	mA	DCDC mode, maximum LNA gain
V _{OH}	Output high level	VDD-0.3	-	VDD	V	-
V _{OL}	Output low level	VSS	-	VSS+0.3	V	-
V _{IH}	Input high level	0.8*VDD	-	-	V	-
V _{IL}	Input low level	-	-	0.2*VDD	V	-
SPI_rate	SPI bit rate	-	-	10	Mbps	-

5.3 RF Characteristics

Test conditions:

- Frequency: 490MHz
- Error Correction Code = 4/8
- Packet error rate $\leq 5\%$
- Payload length = 10 Bytes

Table 5-4 General RF characteristics (frequency 490MHz)

Parameter	Description	Condition	Min.	Typical	Max.	Unit
General parameters						
F _{op}	Operating frequency	-	408	-	565	MHz
		-	816	-	1080	MHz
F _{xtal}	Crystal frequency	-	-	32	-	MHz
R _s	Crystal series resistance	-	-	30	50	Ω
C _{FOOT}	Crystal external capacitance	-	8	15	22	pF
C _{LOAD}	Crystal load capacitance	-	6	10	12	pF
F _{TOL}	Initial frequency tolerance	-	-	± 10	-	ppm
BR	Bit rate (PAN3029 series)	-	0.08	-	59.9	kbps
	Bit rate (PAN3060 series)	-	0.5	-	59.9	kbps
Transmitter						
P _{LPWAN}	Output Power	-	-30	-	20	dBm
Receiver						
RF_62.5 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 62.5 kHz bandwidth	SF = 7	-	-129	-	dBm
		SF = 10	-	-137	-	
		SF = 12	-	-143	-	
RF_125 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 125 kHz bandwidth	SF = 7	-	-126	-	dBm
		SF = 10	-	-134	-	
		SF = 12	-	-140	-	
RF_250 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 250 kHz bandwidth	SF = 7	-	-124	-	dBm
		SF = 10	-	-132	-	
		SF = 12	-	-137	-	
RF_500 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 500 kHz bandwidth	SF = 7	-	-121	-	dBm
		SF = 10	-	-129	-	
		SF = 12	-	-134	-	
RF_62.5 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 62.5 kHz bandwidth	SF = 7	-	-125	-	dBm
		SF = 10	-	-133	-	
		SF = 12	-	-139	-	
RF_125 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 125 kHz bandwidth	SF = 7	-	-122	-	dBm
		SF = 10	-	-130	-	
		SF = 12	-	-137	-	
RF_250 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 250 kHz bandwidth	SF = 7	-	-120	-	dBm
		SF = 10	-	-128	-	
		SF = 12	-	-134	-	

PAN3029/PAN3060 series low power long distance wireless transceivers

RF_500 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 500 kHz bandwidth	SF = 7 SF = 10 SF = 12	- - -	-117 -125 -130	- - -	dBm
------------------	--	------------------------------	-------------	----------------------	-------------	-----

Test conditions:

- Frequency: 915MHz
- Error Correction Code = 4/8
- Packet error rate $\leq$ 5%
- Payload length = 10 Bytes

Table 5-5 General RF characteristics (frequency 915MHz)

Parameter	Description	Condition	Min.	Typical	Max.	Unit
General parameters						
F _{op}	Operating frequency	-	408	-	565	MHz
		-	816	-	1080	MHz
F _{xtal}	Crystal frequency	-	-	32	-	MHz
R _s	Crystal series resistance	-	-	30	50	Ω
C _{FOOT}	Crystal external capacitance	-	8	15	22	pF
C _{LOAD}	Crystal load capacitance	-	6	10	12	pF
F _{TOL}	Initial frequency tolerance	-	-	± 10	-	ppm
BR	Bit rate (PAN3029 series)	-	0.08	-	59.9	kbps
	Bit rate (PAN3060 series)	-	0.5	-	59.9	kbps
Transmitter						
P _{LPWAN}	Output Power	-	-30	-	20	dBm
Receiver						
RF_62.5 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 62.5 kHz bandwidth	SF = 7	-	-128	-	dBm
		SF = 10	-	-136	-	
		SF = 12	-	-141	-	
RF_125 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 125 kHz bandwidth	SF = 7	-	-125	-	dBm
		SF = 10	-	-132	-	
		SF = 12	-	-138	-	
RF_250 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 250kHz bandwidth	SF = 7	-	-121	-	dBm
		SF = 10	-	-129	-	
		SF = 12	-	-135	-	
RF_500 (LDO)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 500 kHz bandwidth	SF = 7	-	-119	-	dBm
		SF = 10	-	-127	-	
		SF = 12	-	-132	-	
RF_62.5 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 62.5 kHz bandwidth	SF = 7	-	-128	-	dBm
		SF = 10	-	-136	-	
		SF = 12	-	-140	-	
RF_125 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 125 kHz bandwidth	SF = 7	-	-125	-	dBm
		SF = 10	-	-132	-	
		SF = 12	-	-137	-	
RF_250	RF sensitivity, long range mode, maximum	SF = 7	-	-120	-	dBm



PANCHIP PAN3029/PAN3060 series low power long distance wireless transceivers

(DCDC)	LNA gain, using separate RX/TX path 250 kHz bandwidth	SF = 10	-	-129	-	
		SF = 12	-	-135	-	
RF_500 (DCDC)	RF sensitivity, long range mode, maximum LNA gain, using separate RX/TX path 500 kHz bandwidth	SF = 7	-	-118	-	dBm
		SF = 10	-	-126	-	
		SF = 12	-	-130	-	

6 Frequency synthesizer

The chip integrates high-performance RF transceiver circuits and can support multiple Sub-1GHz bands such as 400M, 800M, etc.

The chip contains a high-performance, low phase noise, fully integrated fractional frequency synthesizer. The frequency synthesizer is used to generate the LO frequency used by the down-conversion mixer in the receive mode. In the transmit mode, it is also used to directly generate the modulated RF carrier. The fractional frequency synthesizer provides excellent phase noise performance, frequency resolution less than 100Hz, and has low power consumption. The frequency synthesizer has a fast frequency stabilization function, which can complete the receive and transmit frequency stabilization in a very short time to optimize the chip power consumption.

7 Modem

The chip uses a modem that supports ChirpIoT™ transmission, and achieves an ultra-high communication link budget through excellent spread spectrum modulation technology and forward error correction technology. Compared with the traditional FSK-based modulation method, the range and stability of the radio communication link are increased.

The ChirpIoT™ modem has greatly enhanced its anti-interference ability. Compared with the FSK modulation method, the ChirpIoT™ modem can suppress co-channel interference by up to 19dB, that is, the interference signal energy can be 19dB higher than the ChirpIoT™ signal, which greatly ensures that the ChirpIoT™ signal can simply coexist with other modulation systems and is widely used in hybrid network communications.

7.1 Modulation parameters

The chip optimizes the transmission performance of ChirpIoT™ signals by configuring different modulation parameters to achieve a balance between transmission rate, transmission distance, and transmission reliability. The specific parameters are as follows:

- Signal bandwidth (BW)
- Spreading Factor (SF)
- Coding rate (CR)
- Low rate mode (LDR)

7.1.1 Signal bandwidth

PAN3029 supports four signal bandwidths: 500kHz, 250kHz, 125kHz, and 62.5kHz. PAN3060 supports three signal bandwidths: 500kHz, 250kHz, and 125kHz.

Different signal bandwidths can be selected through register configuration.

7.1.2 Spreading Factor

PAN3029 can support 8 different spreading factors from SF5 to SF12, and PAN3060 can support 5 different spreading factors from SF5 to SF9. The larger the spreading factor, the lower the data transmission payload rate.

7.1.3 Coding Rate

The chip uses forward error correction technology and supports four different coding rates: CR45, CR46, CR47, and CR48. This forward error correction technology can correct error bits within a certain range and improve transmission reliability.

7.1.4 Low rate mode

The low-rate mode is a communication mode of ChirpIoT™ modulation technology, which improves the reliability of signal transmission by reducing the effective bit information carried per unit time.

7.2 Frame structure

The frame structure of ChirpIoT™ transmission signal consists of four parts: signal Preamble, Header, Payload, and CRC, as shown in the following figure.



Figure 7-1 PHY frame structure

8 MAC Design

8.1 Transmit and receive modes

The chip's transmitter has two separate operating modes, and the receiver has three separate operating modes.

Transmitter operating modes:

- Single packet mode
- Continuous mode

Receiver operating modes:

- Single packet mode
- Single packet mode with timeout
- Continuous mode

8.2 Transmitter Mode

In the MAC transmission mode, there are two modes: single packet transmission and continuous transmission. The available mode selection register can be used for selection. After the mode selection register selects the TX mode, the state machine enters the TX preparation state, waits for the FIFO to be filled with data, and then enters the TX transmission state.

When the MAC enters the TX transmission mode, the power consumption control module successively turns on the LDO module, PLL module, PA and other analog module circuits, and then sends the TX start signal to the Modem module to start sending data.

After the data is sent, the LDO module, PLL module, PA and other analog module circuits are turned off in turn. Then the IRQ signal is sent to the MCU. After the MCU clears the IRQ, the REG_OPT_MODE register can be configured to enter the STB3 mode and end a TX process.

8.2.1 Single packet mode

The state flow chart of the single packet sending mode is shown in the figure 8-1.




Figure 8-1 Single Packet Transmission Mode State Flowchart

8.2.2 Continuous mode

The state flow chart of the continuous transmission mode is shown in Figure 8-2.




Figure 8-2 Continuous Transmission Mode Flowchart

8.3 Receiver Mode

In the MAC receiving mode, there are single packet receiving, single packet receiving with timeout, and continuous receiving modes, which are selected using a 2-bit mode selection register.

After the mode selection register selects the RX mode, the state machine enters the RX receiving state.

When the MAC enters the receiving mode, the power control module successively turns on analog module circuits such as LDO and PLL, and sends an RX start signal to the Modem to start receiving data.

After the data is received, analog module circuits such as LDO and PLL are turned off in turn. Then an IRQ signal is sent to the MCU. After the MCU clears the IRQ, the REG_OPT_MODE register can be configured to enter the STB3 mode and end an RX process.

8.3.1 Single packet mode

The state flow chart of the single packet receiving mode is shown in Figure 8-3.




Figure 8-3 Single Packet Reception Mode Flowchart

8.3.2 Single packet mode with timeout

The state flow diagram of the single-packet receive mode with timeout is shown in Figure 8-4.




Figure 8-4 Single Packet Reception Mode Flowchart with Timeout

8.3.3 Continuous mode

The state flow chart of the continuous receive mode is shown in Figure 8-5.




Figure 8-5 Continuous Reception Mode Flowchart

The difference between the continuous receiving mode and the single packet receiving mode and the single packet receiving mode with timeout is that after the data is received, an IRQ signal is sent to the MCU. After the MCU clears the IRQ, the next data reception begins. To exit the continuous receiving mode, the mode selection register selects the crystal oscillator output mode, and then turns off the LDO module, PLL module and other analog module circuits in turn, ending a continuous receiving mode process.



8.4 IRQ Interrupt

All interrupts of the chip share one external interrupt IO pin IRQ, and the interrupt pin is valid at high level. The chip has 7 types of interrupts, as follows. Interrupts can be enabled through the interrupt enable register, and the interrupt status can be read through the interrupt status register.

Interrupt Enable Register	Description
REG_MAPM_IRQ_MASK	IRQ MASK enable in MAPM mode 0: Generate IRQ interrupt of MAPM 1: Do not generate IRQ interrupt of MAPM
REG_RX_HMP_ERR_MASK	ECC error IRQ interrupt mask 0: Do not generate ECC error IRQ interrupt 1: Generate ECC error IRQ interrupt
REG_RX_PLHD_DONE_MASK	Early interrupt mask 0: Do not generate an IRQ interrupt in early interrupt mode 1: Generate an IRQ interrupt in early interrupt mode
REG_RX_DONE_MASK	RX complete IRQ mask 0: Do not generate RX complete IRQ interrupt 1: Generate RX complete IRQ interrupt
REG_RX_PL_CRC_ERR_MASK	RX payload CRC error IRQ mask 0: Do not generate Rx payload CRC error IRQ interrupt 1: Generate RX payload CRC error IRQ interrupt
REG_RX_TIMEOUT_MASK	RX timeout IRQ mask 0: Do not generate RX timeout IRQ interrupt 1: Generate RX timeout IRQ interrupt
REG_TX_DONE_MASK	TX completion irq mask 0: Do not generate TX completion IRQ interrupt 1: Generate TX completion IRQ interrupt

Interrupt Status Register	Description
REG_MDM_MAPM_IRQ	MAPM IRQ interrupt
REG_RX_HM_P_ERR_IRQ	ECC error IRQ interrupt
REG_RX_PLHD_DONE_IRQ	Early interrupt mode IRQ interrupt
REG_RX_DONE_IRQ	RX Completed IRQ Interrupt
REG_RX_PL_CRC_ERR_IRQ	RX payload CRC error IRQ interrupt
REG_RX_TIMEOUT_IRQ	RX timeout IRQ interrupt
REG_TX_DONE_IRQ	TX Completed IRQ Interrupt



8.5 CAD-IRQ Interrupt

The chip CAD-IRQ interrupt pin reuses the GPIO11 pin. When using it, you need to configure the GPIO11 hardware to CAD-IRQ output mode.

Register Name	Register Location	Description
REG_OUT_FUNC_SEL_CAD	page0, 0x5e, bit6	CAD function selection When REG_OUT_FUNC_SEL_CAD is 1, GPIO is a normal IO, and its output can be configured by register PAD_OUT_REG; when REG_OUT_FUNC_SEL_CAD is 0, GPIO output is CAD function pin.
PAD_OUT_REG_CAD	page0, 0x68, bit3	Register that controls GPIO11 output.



9 Interface design

The chip can read and write registers and transceiver FIFOs through four-wire SPI, three-wire SPI and I2C. By default, it supports both four-wire SPI and I2C. The three-wire SPI needs to be configured through the register SPI3_EN_REG to take effect.

Note: FIFO address is a special area. The register address of this area is the entry address of these special areas. The operation method is different from that of regular registers. For the FIFO operation method, please refer to Chapter 9.4 FIFO.

9.1 Four-wire SPI

The chip implements the SPI bus slave, which is used to read and write registers and FIFO. The SPI bus is a four-wire system, which are:

- SCK (clock)
- CSN (Chip select signal, low level active)
- MOSI (Data input)
- MISO (Data output)

Among them, SCK, CSN, and MOSI are controlled by the host Master, and MISO is controlled by the Slave.

During the communication process, the CSN level is pulled low to start, and the transmission process ends when the CSN level is pulled high. The host Master sends data through MOSI and MISO receives data. Data is generated at the falling edge of SCK and data sampling is performed at the rising edge.

The information transmitted by the Master consists of two parts: Address Byte and Data Byte. The first 7 bits of Address Byte are the address bits `addr`; the last 1 bit is the read/write bit `wr`, which is set to 1 during a write operation and set to 0 during a read operation.

SPI has three transmission modes:

- Single: Single byte transmission mode. The information is only 2 bytes, and the Master sends the Address Byte through MOSI.

If it is a write operation, the Master continues to send the Data Byte through MOSI; if it is a read operation, the Master reads the Data Byte replied by the Slave on MISO.

- Burst: Burst continuous transmission mode. When the information is larger than 2 bytes, the Address Byte is followed by several Data Bytes. There is no need to add Address Bytes between Data Bytes. The Slave will automatically increment the address between each Data Byte. The CSN signal is pulled high after the last Data Byte, and the rest of the information transmission process is maintained at a low level.
- FIFO: FIFO read/write mode. In this mode, single byte or continuous transmission can be realized. The transmission rules are the same as Single mode and Burst mode. The difference is that the address bit `addr` in Address Byte can only be configured as 0x01, and Slave does not perform address increment operation between Data Bytes.

In addition, by configuring the REG_OUT_PAD_MODE register, MISO can be configured to input high-impedance state to achieve a 4-wire SPI one-master-multiple-slave connection architecture.

9.1.1 Four-wire SPI write timing

The SPI write timing is as follows:




Figure 9-1 SPI Write Timing

9.1.2 Four-wire SPI read timing

The SPI read timing is as follows:




Figure 9-2 SPI Read Timing

9.1.3 Four-wire SPI timing requirements

Parameter	Description	Minimum	Typical	Maximum	Unit
t1	SCN falling edge to SCK rising edge	32	-	-	ns
t2	SCK clock period	100	-	-	ns
t3	SCK high time	50	-	-	ns
t4	Setup time from MOSI to SCK clock	7	-	-	ns
t5	Hold time from MOSI to SCK clock	7	-	-	ns
t6	SCK falling edge to MISO delay	0	-	15	ns
t7	SCK to SCN rising edge time	0	-	150	ns



9.2 Three-wire SPI

The chip supports four-wire SPI and I2C by default. If you need to use three-wire SPI, you need to configure the register SPI3_EN_REG after power-on to make the three-wire SPI effective. The three-wire SPI signals include:

- SCK (clock)
- CSN (chip select signal, low level active)
- MOSI (Data Input/Output)

9.2.1 Three-wire SPI write timing

The SPI write timing is as follows:




Figure 9-3 3-wire SPI write timing

9.2.2 Three-wire SPI read timing

The SPI read timing is as follows:




Figure 9-4 3-wire SPI read timing

9.2.3 Three-wire SPI timing requirements

Please refer to Section 9.1.3.

9.3 I2C

The I2C device address width is 7 bits and the value is 0x72.

The timing diagram of the I2C start signal Start is as follows:




Figure 9-5 I2C start signal

The timing diagram of the I2C termination signal Stop is as follows:




Figure 9-6 I2C stop signal

9.3.1 I2C Write Timing

The I2C write timing is as follows:




Figure 9-7 I2C write timing

9.3.2 I2C Read Timing

The I2C read timing is as follows:




Figure 9-8 I2C read timing



9.3.3 I2C Timing Requirements

Parameter	Description	Minimum	Typical	Maximum	Unit
t1	SCL clock period	200	-	-	ns
t2	SCL high time	100	-	-	ns
t3	Setup time of SDA to SCL clock	12	-	-	ns
t4	Hold time of SDA to SCL clock	12	-	-	ns

9.4 FIFO

The chip has a 256-byte FIFO to store the TX module's transmitted data and the RX module's de-coded data.

The FIFO consists of a single-port RAM and can only store and read a single packet of data information. If there is already a packet of data in the FIFO, the data should be read before writing, otherwise the previous packet of data in the FIFO will be overwritten.

In the working mode of STB3 and later, the FIFO can be read and written by Modem, SPI, and I2C.

The read and write address of the FIFO is 0x01, and the FIFO content can be read and written through this address through SPI or I2C.

9.5 GPIO

The chip supports multiple GPIO input and output controls, and the GPIO can be controlled through register configuration. For register configuration, please refer to Section 12.4. Each GPIO port can be configured as internal pull-up/pull-down input, high-impedance input (floating input), push-pull output (CMOS output) and other modes. The configuration method is shown in Table 9-1.

Table 9-1 GPIO port mode configuration

DIEN	OE	OUT	PUEN	PDEN	IO direction	IO state
0	1	0/1	0	0	Push-pull output	0/1
0	0	x	0	0	Open-drain output	High impedance
1	0	x	0	0	Input	High impedance
1	0	x	1	0	Input	Pull-up
1	0	x	0	1	Input	Pull-down

Note: The output modes of GPIO10 and GPIO11 in the chip can be reused to implement special functions.

9.5.1 External PA control GPIO

GPIO10 has two configuration output modes: normal IO and PA control pin. The different modes of GPIO10 can be configured through the register REG_OUT_FUNC_SEL_PA.

When GPIO10 is configured as a normal IO, it can output high and low levels, just like other GPIOs.

When GPIO10 is configured as PA control, and the external control PA mode is configured to the on state through the register, GPIO10 can be used as the enable control pin of the external PA, that is, GPIO10 only outputs a high level when sending data in the transmission mode, and outputs a low level at other times.





Register Name	Register Location	Description
REG_OUT_FUNC_SEL_PA	page0, 0x5e, bit7	GPIO10 function selection When REG_OUT_FUNC_SEL_PA is 1, GPIO10 is a normal IO, and its output can be configured by register PAD_OUT_REG_PA; when REG_OUT_FUNC_SEL_PA is 0, GPIO10 output is an external PA function pin.
PAD_OUT_REG_PA	page0, 0x68, bit2	GPIO10 output control Register. When REG_OUT_FUNC_SEL_PA is 1, GPIO10 is a normal IO, and its output can be configured by register PAD_OUT_REG_PA.

9.5.2 CAD monitoring GPIO

GPIO11 has two configuration modes: normal IO and CAD detection pin. The different modes of GPIO11 can be configured through the register REG_OUT_FUNC_SEL_CAD. When GPIO11 is configured as a normal IO, it can output high and low levels, just like other GPIOs.

When GPIO11 is configured as a CAD signal detection interrupt output, and the CAD function is also configured to be turned on through the register, and the chip is in the RX state, when receiving a signal with the same bandwidth and spreading factor parameters as the currently configured, GPIO11 will generate a continuous and stable high level, indicating that the chip has searched for an air signal, and the high level will not be pulled down until the signal disappears; in other situations and modes, GPIO11 outputs a low level. For specific CAD configuration and use, please refer to Chapter 9.4.

The chip CAD-IRQ interrupt pin reuses the GPIO11 pin. When using it, you need to configure the GPIO11 hardware to CAD-IRQ output mode.

Register Name	Register Location	Description
REG_OUT_FUNC_SEL_CAD	page0, 0x5e, bit6	CAD function selection When REG_OUT_FUNC_SEL_CAD is 1, GPIO is a normal IO, and its output can be configured by register PAD_OUT_REG; when REG_OUT_FUNC_SEL_CAD is 0, GPIO output is CAD function pin.
PAD_OUT_REG_CAD	page0, 0x68, bit3	GPIO11 output control register. When REG_OUT_FUNC_SEL_CAD is 1, GPIO11 is a normal IO, and its output can be configured by register PAD_OUT_REG_CAD.



10 ChirpIoT special function description

10.1 RSSI Function

10.1.1 ChirpIoT signal RSSI indication

The chip supports the signal energy statistics function. When the chip receives ChirpIoT data, the internal logic of the chip will count the signal strength RSSI value of the current data packet. However, after the data packet is received, the MCU can read the register RSSI_R32_HOLD or RSSI_RBW_HOLD through the SPI interface to obtain the RSSI value of the current data packet.

10.1.2 Channel detection RSSI indication

The RSSI function also supports energy statistics indication when detecting channels. After the chip enters the RX state, it can perform RSSI energy statistics once by configuring the register REG_RSSI_PRE_RD, and then read the current signal RSSI energy through the register RSSI_R32_HOLD.

REG_RSSI_PRE_RD is first configured to 0 and then to 1 to update the RSSI value once. The register location is as follows:

Register Name	Register Location	Description
REG_RSSI_PRE_RD	page2, 0x06, bit2	Enable channel RSSI reading detection and update the RSSI value

10.2 Signal-to-noise energy statistics function

The chip supports signal noise statistics. When the chip receives ChirpIoT data, the internal logic of the chip will calculate the signal energy and noise energy of the current data packet. However, after the data packet is received, the MCU can read the signal energy value of the register SIG_POW_AVG and the noise energy value of the register NOI_POW_AVG through the SPI interface, and then the MCU can calculate the signal-to-noise ratio of the data packet through the standard formula.

10.3 Channel Activity Detection (CAD)

Since ChirpIoT™ signals have excellent receiving performance, they can still ensure normal signal reception and demodulation when the signal strength is lower than the receiver noise floor. In this case, the method of using only the signal strength indicator RSSI to determine whether the channel is occupied can no longer meet the needs. Therefore, the chip is specially designed with a channel activity detector to detect ChirpIoT™ signals, ensuring that the channel can be found to be occupied by ChirpIoT™ signals sent by other devices when the signal strength is lower than the receiver noise floor. The detection function of the channel interaction detector is divided into two parts, one is the ChirpIoT™ signal preamble detection, and the other is the ChirpIoT™ signal data segment detection.



10.3.1 ChirpIoT signal leading segment detection

As shown in Figure 10-1:




Figure 10-1 Channel Activity Detection (CAD)

The chip supports CAD-IRQ interrupt. After entering RX mode, the chip will detect whether there is a leading signal of ChirpIoT™ in the channel. If so, CAD-IRQ will be set high. The external MCU can determine whether there is a leading signal of ChirpIoT™ in the channel by detecting whether the CAD-IRQ signal is pulled high within a certain period of time. If so, it can continue to wait for the IRQ interrupt of data reception and then receive data; if there is no leading signal of ChirpIoT™,



then it quickly exits RX mode and waits for commands to enter other modes.

In addition, in order to reduce false triggering of CAD-IRQ, a filtering function of CAD-IRQ is added, which can be enabled by configuring the register.

Address	Register	Bit	Default	Access	Description
[1][0x25]	REG_DEC_VAL_THRE	1:0	0x3	W/R	CAD detection threshold, which specifies the number of consecutive preambles received before CAD is pulled high.

10.3.2 ChirpIoT signal data segment detection

In order to avoid missing the leading signal of the ChirpIoT signal and thus failing to achieve effective CAD detection during the actual reception process, the chip also supports the detection of non-ChirpIoT leading signals, namely the ChirpIoT data segment signal detection function.

The data segment signal detection can be started by configuring the registers

REG_SIGNAL_POWER_THRED, REG_DEC_PLD_THRE, and REG_DEC_PLD_EN.

Register configuration description:

Address	Register	Bit	Default	Access	Description
[1][0x35]	REG_SIGNAL_POWER_THRED	7:4	4'b1110	W/R	CAD valid signal threshold. Only when the energy is greater than this value can the CAD valid signal be judged.
	REG_DEC_PLD_THRE	3:2	2'b10	W/R	CAD valid signal number threshold. Only when the preamble of this number that meets the conditions is received can CAD be raised.
	REG_DEC_PLD_EN	1	1'b0	W/R	CAD payload Detection Enable 0: disable 1:enable

Note: CAD detection of the leading segment and the data segment can be turned on at the same time to ensure that data at different stages can be detected and checked.

10.4 MAPM function

In the ChirpIoT star networking scenario, in order to ensure that the node-end device can receive the data sent by the gateway, the gateway will use an extra-long preamble for transmission, such as a preamble that takes 1 second. In this case, all node-end devices will continue to receive after receiving the preamble until the node network address is displayed in the payload stage. At this time, the software of the node-end device can compare the received network address with the node device's own address. If they are different, it will stop receiving to reduce power consumption. If the address reception conditions are met, it will continue receiving. There are several problems with this solution:

① Node devices that do not meet the address receiving conditions can only stop receiving until the payload stage, wasting a lot of power.

② Node devices that meet the address receiving conditions also need to receive the extra-long preamble before entering the payload receiving phase, which also wastes power.

To solve the above two power consumption problems, the chip adds a new frame structure mode Multiple Address Preamble Mode

(MAPM). This frame structure mode inserts a special address in the Preamble stage, so that the node end can judge in advance whether the address reception conditions are met based on the address in the Preamble stage, which solves problem ①.



In addition, in order to solve the second problem, a variable counter is added to the special address to indicate how much preamble length is left. The node-end device that meets the address reception conditions can enter the low-power sleep state in advance. Then, the counter is used to determine how long in advance to enter the receiving state to ensure normal data reception, so as to further save the power consumption of the node-end device that meets the address reception conditions.


10.5 eFuse Function

The chip supports 82 bytes of eFuse space for customers to use, which can be used to store data that will not be lost when power is off.

10.6 Early interrupt function

The chip early interrupt function is to check the decoded data during the process of the chip reading a frame of data, determine whether it is what you want, and then decide whether to continue reading or abandon this frame of data.

The flow chart is as follows:





10.7 Intelligent SF recognition

In order to realize lightweight gateway equipment, the chip is designed with intelligent SF recognition hardware circuit, which can complete intelligent recognition according to the SF mode of ChirpIoT™ in the actual channel at the same frequency point, and automatically configure the chip SF parameters to achieve the purpose of receiving different SF signal data.

The specific implementation process is shown in Figure 10-2:




Figure 10-2 Intelligent SF identification



11 Operation Mode Description

11.1 Overview

The chip has 7 operating modes in total: DeepSleep mode, Sleep mode, STB1 mode, STB2 mode, STB3 mode, TX mode and RX mode.




Figure 11-1 Working mode setting process

After the chip is powered on, there are seven states, including Deep Sleep mode (DeepSleep), Sleep mode (Sleep), LDO working mode (STB1), OSC working mode (STB2), OSC output mode (STB3), TX mode and RX mode. All states can be switched through the configuration register.

Note: If the chip peripheral circuit does not support DCDC, you do not need to configure EN_DCDC and directly enter STB2 from STB1. For chip circuits, refer to Chapter 13.



11.2 Working modes description

11.2.1 Deep Sleep mode

In this mode, the 3V logic area works. Except for the 3V logic area registers that can be configured, other modules are inoperable to keep the chip power consumption to a minimum.

11.2.2 Sleep mode

In this mode, low power LDO is enabled, the chip power consumption is low, and all registers can be supported to maintain power. However, configuration of registers other than the 3V logic area through SPI/I2C is prohibited.

11.2.3 STB1 mode

In this mode, the high-performance LDO starts working and the low-voltage area logic is enabled.

11.2.4 DCDC mode

In STB1 state, the DCDC function of the chip can be turned on by writing a high level to the EN_DCDC register.

Note: DCDC mode requires related peripheral circuit support, please refer to Chapter 13.

11.2.5 STB2 mode

This mode turns on the OSC crystal oscillator. The OSC starts to work and maintains oscillation but does not output to other modules. The power consumption is relatively small.

11.2.6 STB3 mode

In this mode, the OSC clock is output to each module and the chip starts to work normally.

11.2.7 TX Mode

This mode has enabled all TX transmission-related modules, enabling the encoding and sending of packet data.

11.2.8 RX Mode

This mode turns on all RX reception-related modules, waiting for the reception and decoding of packet data.



12 Registers

The chip registers are divided into 4 pages, each page has 128 register addresses. The register page is selected through the REG_PAGE_SEL of register 0x00. The registers at addresses 0x00~0x05 can be operated in any register page. The following table describes the location and function of each register of the chip.

Note:

Reading and writing of the registers in the Reserved section are prohibited.

All registers in the low-voltage area only support operation in STB1, STB2, STB3, Tx and Rx modes.

12.1 System Configuration

Page	Addr.	Register	Bit	Default	Access	Description
0/1/2/3	0x00	REG_SOFT_RST	7	0x00	W/R	Soft reset, except 1.2 V configuration registers 1.2 V Logic reset 0: Reset 1: No reset
		Reserved	6:2		W/R	Reserved
		REG_PAGE_SEL	1:0		W/R	0: Page0 1: Page1 2: Page2 3: Page3
	0x01	FIFO READ/ WRITE ACCESS POINT	7:0	-	W/R	FIFO Read and write address

12.2 Mode Configuration

Page	Addr.	Register	Bit	Default	Access	Description
0/1/2/3	0x02	Reserved	7:3	0x00	W/R	Reserved
		REG_OPERATE_MODE	2:0		W/R	0: Deep sleep mode 1: Sleep Mode 2: STB1 mode (LDO operation) 3: STB2 mode (OSC operation) 4: STB3 mode (OSC output) 5: TX mode 6: RX mode
	0x04	Reserved	7:6	0x06	W/R	Reserved
		EN_LS_3V	5		W/R	1: Level Shift Enable
		POR_RSTL	4		W/R	Reset all 1.2V configuration registers 0: Reset 1: No reset
		Reserved	3:0		W/R	Reserved



12.3 MAC configuration (low voltage area registers)

Page	Addr.	Register	Bit	Default	Access	Description
0	0x54	Reserved	7:3	0x00	W/R	Reserved
		REG_TX_FIFO_FULL	2		W/R	0: TX FIFO Not Full 1: TX FIFO Full
		REG_TX_FIFO_FULL_SEL	1		W/R	0: select fifo wr done 1: select reg tx fifo full
		Reserved	0		W/R	Reserved
	0x58	REG_RX_TIMEOUT_IMMED	7	0x0F	W/R	1: Rx timeout IRQ is generated immediately
		REG_MAPM_IRQ_MASK	6		W/R	IRQ MASK enable in MAPM mode 0: Disabled 1: Enabled
		Reserved	5		W/R	Reserved
		REG_RX_PLHD_DONE_MASK	4		W/R	Early interrupt mode mask 0: Disabled 1: Enabled
		REG_RX_DONE_MASK	3		W/R	RX complete IRQ mask 0: Disabled 1: Enabled
		REG_RX_PL_CRC_ERR_MASK	2		W/R	RX payload CRC error IRQ mask 0: Disabled 1: Enabled
		REG_RX_TIMEOUT_MASK	1		W/R	Rx timeout irq mask 0: Disabled 1: Enabled
		REG_TX_DONE_MASK	0		W/R	Tx completion irq mask 0: Disabled 1: Enabled
	0x5b	Reserved	7:3	0x03	W/R	Reserved
		REG_RX_DONE_RST_TEST	2		W/R	1: Reset modem on RX completion 0: Clear IRQ and reset modem on RX completion
		REG_RX_CR_ERR_RST	1		W/R	1: RX bit rate error reset enable
		REG_RX_HEADER_ER_RST	0		W/R	1: RX Packet header error reset enable
	0x5d	Reserved	7:1	0x00	W/R	Reserved
		REG_2POINT_CAL_EN	0		W/R	Two-point cal enable, high level active
	0x6c	EFUSE_WR_IRQ	7	0x00	R	eFuse read/write completion interrupt 1: High level indicates read/write completion
		REG_MDM_MAPM_IRQ	6		R	MAPM Interrupt Status 1: MAPM IRQ; 0: NoMAPM IRQ
		Reserved	5		W/R	Reserved
		REG_RX_PLHD_DONE_IRQ	4		W/R	Write 1 to clear the early interrupt
		REG_RX_DONE_IRQ	3		W/R	Write 1 to clear RX done IRQ
		REG_RX_PL_CRC_ERR_IRQ	2		W/R	Write 1 to clear RX payload CRC error IRQ



		REG_RX_TIMEOUT_IRQ	1		W/R	Write 1 to clear RX timeout IRQ
		REG_TX_DONE_IRQ	0		W/R	Write 1 to clear TX done IRQ
	0x6D	REG_MAPM_PN_CNT	7:0	0x00	R	Preamble count counter for MAPM mode
	0x6E	REG_MAPM_ADDRX	7:0	0x00	R	addrx in MAPM mode

12.4 GPIO interface configuration (low voltage area registers)

Page	Addr.	Register	Bit	Default	Access	Description
0	0x5e	REG_OUT_FUNC_SEL_PA	7	0x00	W/R	1: Used as normal IO 0: Used as external PA
		REG_OUT_FUNC_SEL_CAD	6		W/R	1: Used as normal IO 0: Used as CAD pin
		Reserved	5:0		W/R	Reserved
	0x5f	GPIO_PDEN LSB	7:0	0x00	W/R	GPIO_PDEN LSB[3]: GPIO3 pull-down enable GPIO_PDEN LSB[0]: GPIO0 pull-down enable Other configurations Reserved
	0x60	Reserved	7:4	0x00	W/R	Reserved
		GPIO_PDEN MSB	3:0		W/R	GPIO_PDEN MSB[3]: GPIO11 pull-down enable GPIO_PDEN MSB[2]: GPIO10 pull-down enable Other configurations Reserved
	0x61	GPIO_PUEN LSB	7:0	0x00	W/R	GPIO_PDEN LSB[3]: GPIO3 Pull-up enable GPIO_PDEN LSB[0]: GPIO0 Pull-up enable Other configurations Reserved
	0x62	Reserved	7:4	0x00	W/R	Reserved
		GPIO_PUEN MSB	3:0		W/R	GPIO_PDEN MSB[3]: GPIO11 pull-up enable GPIO_PDEN MSB[2]: GPIO10 pull-up enable Other configurations Reserved
	0x63	GPIO_DIEN LSB	7:0	0x00	W/R	GPIO_PDEN LSB[3]: GPIO3 input enable GPIO_PDEN LSB[0]: GPIO0 input enable Other configurations Reserved
	0x64	Reserved	7:4	0x00	W/R	Reserved
		GPIO_DIEN MSB	3:0		W/R	GPIO_PDEN MSB[3]: GPIO11 input enable GPIO_PDEN MSB[2]: GPIO10 input enable Other configurations Reserved
	0x65	GPIO_OE LSB	7:0	0x00	W/R	GPIO_PDEN LSB[3]: GPIO3 output enable GPIO_PDEN LSB[0]: GPIO0 output enable Other configurations Reserved
	0x66	Reserved	7:4	0x00	W/R	Reserved
		GPIO_OE MSB	3:0		W/R	GPIO_PDEN MSB[3]: GPIO11 output enable GPIO_PDEN MSB[2]: GPIO10 output enable Other configurations Reserved
	0x67	GPIO_OUT LSB	7:0	0x00	W/R	GPIO_PDEN LSB[3]: GPIO3 Output GPIO_PDEN LSB[0]: GPIO0 Output Other configurations Reserved
	0x68	Reserved	7:4	0x00	W/R	Reserved
		GPIO_OUT MSB	3:0		W/R	GPIO_PDEN MSB[3]: GPIO11 Output



						GPIO_PDEN MSB[2]: GPIO10 Output Other configurations Reserved
	0x74	Reserved	7:6	-	R	Reserved
		GPIO_IN LSB	5:0	-	R	GPIO_PDEN LSB[3]: GPIO3 Input GPIO_PDEN LSB[0]: GPIO0 Input Other configurations Reserved
	0x75	Reserved	7:6	-	R	Reserved
		GPIO_IN MSB	5:0	-	R	GPIO_PDEN LSB[3]: GPIO11 Input GPIO_PDEN LSB[2]: GPIO10 Input Other configurations Reserved

12.5 Basic operation configuration

Page	Addr.	Register	Bit	Default	Access	Description
3	0x06	Reserved	7:3	0x00	W/R	Reserved
		REG_TX_CFG_MODE	2		W/R	0: Single packet mode 1: Continuous mode
		REG_RX_CFG_MODE	1:0		W/R	0: Single packet mode 1: Single packetmode with timeout 2: Continuous receive mode
	0x07	REG_RX_TIMEOUT[7:0]	7:0	0x00	W/R	Receive timeout setting, lower 8 bits, unit: microseconds
	0x08	REG_RX_TIMEOUT[15:8]	7:0	0x00	W/R	Receive timeout setting, upper 8 bits, unit: microseconds
	0x0D	BW	7:4	0x98	W/R	bandwidth: 6: 62.5 kHz 7: 125 kHz 8: 250 kHz 9: 500 kHz
		CODING RATE	3:1		W/R	Coding rate: 1: 4/5 2: 4/6 3: 4/7 4: 4/8
		Reserved	0		W/R	Reserved
	0x0E	SPREADING FACTOR	7:4	0x78	W/R	SF: 5: 32 chips / symbol 6: 64 chips / symbol 7: 128 chips / symbol 8: 256 chips / symbol 9: 512 chips / symbol 10: 1024 chips / symbol 11: 2048 chips / symbol 12: 4096 chips / symbol
		RXPAYLOADCRC CON	3		W/R	0: CRC disabled 1: CRC enabled
		Reserved	2:0		W/R	Reserved
	0x0F	SYNCWORD[7:4]	7:5	0x12	W/R	Synchronous word higher 4 bits



PANCHIP PAN3029/PAN3060 series low power long distance wireless transceivers

						SF5 value range: 0x1~0x3 SF6 value range: 0x1~0x7 Other SF value range: 0x1-0xF
		SYNCWORD[3:0]	3:0		W/R	Sync word lower 4 bits SF5 value range: 0x0~0x3 SF6 value range: 0x0~0x7 Other SF value range: 0x0-0xF
	0x10	IF[7:0]	7:0	0xC0	W/R	IF configuration, lower 8 bits
	0x11	IF[11:8]	7:4	0x0F	W/R	IF configuration, higher 4 bits
		Reserved	3:0		W/R	Reserved
	0x12	Reserved	7:4	0x06	W/R	Reserved
		LOWDATARATE	3		W/R	0: Normal mode 1: Low rate mode
		Reserved	2:0		W/R	Reserved
	0x13	PREAMBLE_LEN[7:0]	7:0	0x08	W/R	Preamble length lower 8 bits
	0x14	PREAMBLE_LEN[15:8]	7:0	0x00	W/R	Preamble length higher 8 bits
	0x1A	SPI3_EN_REG	7	0x03	W/R	3-wire SPI selection 4-wire SPI mode 3-wire SPI mode
		REG_MOSI_PUEN	6		W/R	MOSI pin pull-up enable
		REG_CSN_PUEN	5		W/R	CSN pin pull-up enable
		REG_SCK_PUEN	4		W/R	SCK pin pull-up enable
		REG_IN_PAD_MODE	3		W/R	SPI input pin manual configuration enable
		REG_OUT_PAD_MODE	2:0		W/R	SPI MISO pin mode selection for 1-to-many SPI applications
	0x24	Reserved	7:4	0x00	W/R	Reserved
		EN_DCDC_3V	3		W/R	DCDC enable 0: DCDC bypass 1: DCDC enable
		Reserved	2:0		W/R	Reserved
	0x26	XTAL_ACTIVE_EN_3V	7	0x00	W/R	3V powered active crystal channel enable 1: enable 0: disable
		XTAL_STARTUP_EN_3V	6		W/R	Crystal oscillator quick start enable. 1: enable; 0: disable.
		EN_DIG_COREPOWER_3V	5		W/R	Digital core voltage switch 1: on; 0: off
		Reserved	4:0		W/R	Reserved



图底名称: PAN3029 433MHz

项目编号	PAN3029_001	设计	SDG	日期	2024/3/8
项目版本	V1.1	检验		日期	
图底编号	001	审核		日期	2024/3/8
图底尺寸	A4	批准	GNN	日期	

T 程名称: Right/029_433MHz

Figure 13-1 433 MHz reference schematic




Figure 13-2 Switchless 433MHz reference schematic



PANCHIP PAN3029/PAN3060 series low power long distance wireless transceivers




Figure 13-3 490 MHz reference schematic




Figure 13-4 Switchless 490 MHz reference schematic



PANCHIP PAN3029/PAN3060 series low power long distance wireless transceivers




Figure 13-5 863 MHz reference schematic




Figure 13-6 915 MHz reference schematic



14 Package size




Figure 14-1 QFN28 Package Diagram

Table 14-1 QFN28 package dimensions

Dimension	Min (mm)	Typical (mm)	Max (mm)
A	0.70	0.75	0.80
A1	-	0.02	0.05
A2	0.203 REF		
b	0.15	0.20	0.25
D	3.90	4.00	4.10
D2	2.55	2.65	2.75
E	3.90	4.00	4.10
E2	2.55	2.65	2.75
e	0.40 BSC		
K	0.225	0.275	0.325
L	0.35	0.40	0.45
h	0.30	0.35	0.40
Ne	2.40 BSC		
Nd	2.40 BSC		



15 Precautions

- 1) This product is a CMOS device. Please pay attention to anti-static during storage, transportation and use.
- 2) The device must be well grounded when in use.
- 3) The reflow temperature cannot exceed 260°C.

The lead-free reflow process curve is as follows:




Figure 15-1 Reflow process curve



16 Storage conditions

- 1) Products are stored in sealed packages: up to 12 months at a temperature less than 30°C and a humidity less than 90%.
- 2) After the packaging bag is opened, the components must be used in the reflow process or other high-temperature processes and must meet the following requirements:
 - a) Completed within 72 hours and the factory environment is less than 30°C≤60%RH;
 - b) Stored in a 10%RH environment;
 - c) Baked at 125°C for 24 hours before use to remove internal moisture.
- 3) MSL (Packaging Moisture Sensitivity): Level 3 (determined according to IPC/JEDEC J-STD-020).



Abbreviations

ADC	Analog-to-digital converter
CAD	Channel activity detection
Chirp	Linear Frequency Modulation
CRC	Cyclic Redundancy Check
CSN	SPI Chip select signal
DAC	Digital to Analog Converter
DCDC	DC Converter
FIFO	First In First Out
GPIO	General input and output
IRQ	Interrupt Request
LDO	Low Dropout Linear Regulator
LPF	Low pass filter
MAC	Media Access Control Layer
MCU	Microcontroller unit
Mixer	Mixer
Modem	Modem
OSC	Oscillator
PA	Power Amplifier
RF	Radio Frequency
PLL	Phase-locked loop
PMU	Power Management Unit
POR	Power-On Reset
RAM	Random Access Memory
RSSI	Received signal strength indicator
SCK	SPI Clock signal
SF	Spreading Factor
SPI	Serial Peripheral Interface
STB	Standby mode
Sync	Synchronous
VCO	Voltage Controlled Oscillator



Revision History

Version	Date	Content
V1.0	2023.05	First edition
V1.1	2023.06	Added packaging method, reference schematic, optimized pin1 and pin2 names in pin definition
V1.2	2023.07	Added PAN3060 series, electrical characteristics, etc.
V1.3	2023.08	Updated reference schematics and added operating voltage description
V1.4	2023.09	Added reference schematics for different frequency bands and electrical characteristics for different frequency bands
V1.5	2023.10	Updated reference schematics
V1.6	2023.12	Updated SYNCWORD register description in the basic operation configuration, updated the reference schematic
V1.7	2024.03	Updated reference schematics and electrical characteristics.

Documentation

Due to version upgrades or other reasons, the content of this document will be updated from time to time. Unless otherwise agreed, the content of this document is only for guidance, and all statements, information and suggestions in this document do not constitute any express or implied warranty.

Trademark

Panqi is a trademark of Panqi Microelectronics Co., Ltd. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

Disclaimer

All or part of the products, services or features described in this document may not be within the scope of your purchase or use. Unless otherwise agreed in the contract, Panqi Microelectronics Co., Ltd. makes no express or implied statement or warranty regarding the contents of this document.



Contact Details



上海磐启微电子有限公司

张江高科技园区盛夏路 666 号 D 栋 302 室
上海市浦东新区



021-50802371

<http://www.panchip.com>

